

Web Images Videos Maps News Shopping Gmail more ▼

suzmuzak@gmail.com | Scholar Preferences | My Account | Sign out

Google scholar

generating probabilistic connection programmability chip test design - Google Scholar Search

Scholar Articles and patents

anytime

include citations

Create email alert

Results 1 - 10 of about 14,800. (0.24 sec)

High-density programmable logic device in a multi-chip module package with improved interconnect scheme

RS 1492 - US Patent 6,642,292, 1997 - Google Patents

... and covers the sides as well as the top 100 and an EPIC 106 to create a fully ... Existing known-good die maximizing the **probability** of finding near-neighbors. ... While the ment process uses the controlled-collapse **chip connection** above is a complete description of the preferred ...

Cited by 53 • [Patented articles](#) • [All 3 versions](#)**A fault injection analysis of Virtex FPGA TMR design methodology**F Lima, C Gammacher, J Fagola - Radiator and Its ... 2007 - [ieeeexplore.ieee.org](#)

... case, if a single bit upset in the DUT routing matrix provokes an undesirable **connection** between two ... A bit flip in the customization logic will only be able to **generate** an mor if it ... exact same bit in two distinct redundant logic parts, which has an extremely low **probability** to occur. ...

Cited by 65 • [Patented articles](#) • [All 3 versions](#)[\(PDF\) from ufrj.br](#)**Testing the 400 MHz IBM generation-4 CMOS chip**TG Forte, DE Hoffman, WV Huot ... Test Conference ... 1997 - [ieeeexplore.ieee.org](#)

... 8 storage controller level 2 (L2) cache chips, and a set of chips for clock distribution, cryptography and **connections** for the ... From this analysis, weights are assigned to each latch such that the **probability** of a 1 or 0 is assigned ... It then combines these patterns to create a weight set. ...

Cited by 20 • [Patented articles](#) • [All 3 versions](#)**Test generation for current testing [CMOS ICs]**P Nigh ... Design & Test of Computers, IE EE, 1980 - [ieeeexplore.ieee.org](#)

... **probability** of a short between node Out and VDD is much lower than the **probability** of a ... a given input has only one VDD-to-GND path, we can detect the entire multiple-bridge **connection**. ... The methods for and details about the software that **generate** a list of possible IC faults are ...

Cited by 167 • [Patented articles](#) • [All 3 versions](#)[\(PDF\) from upc.ro](#)**An evolution programming approach on multiple behaviors for the design of application specific programmable processors**W Zhao ... conference on Design and Test, 1996 - [portal.acm.org](#)

PSA has three steps: 1 Sample the solution space in a **probabilistic** 6 2) u way/random y to get K ... An interest- ing thing is that the Crossover may **generate** the parent sometimes; this is not a problem because ... wr and wc are the weights for register and **connection** cost, respectively ...

Cited by 14 • [Patented articles](#) • [All 3 versions](#)[\(PDF\) from ppu.edu](#)**High-performance cellular automata random number generators for embedded probabilistic computing systems**R Srinivasan, M Fung ... AOD Conference on, 2000 - [ieeeexplore.ieee.org](#)

... a neighborhood size of four and an asymmetrical, non-local neighborhood **connection** scheme. ... Recent improvements in reconfigurable technology now allow entire **probabilistic** computing systems to be ... on a single **chip** [1], [2]. However, the prob- lem of **generating** high-quality ...

Cited by 33 • [Patented articles](#) • [All 3 versions](#)**[CITATION] Applications of combinatorics and graph theory to the biological and social sciences**

FS Roberts - 1986 - Springer Verlag

Cited by 18 • [Patented articles](#) • [Library Search](#)**TESTCHIP: A chip for weighted random pattern generation, evaluation, and test control**AP Suco ... Solid State Circuits, IEEE Journal ... 1991 - [ieeeexplore.ieee.org](#)

... and using (4) the test length necessary to get the same **probability** of detecting all the faults ... F is ... There are sev- eral feedback **connections** between the test positions. ... This requires much less hardware than **generating** parallel patterns simultaneously. ...

Cited by 53 • [Patented articles](#) • [All 3 versions](#)**Method and apparatus for converting a programmable logic device designed into a selectable barrel gate array design**

R Healey ... Patent 5,452,277, 1995 - Google Patents

... the general operation of the left path time increasing the reliability and **probability** of first ... time delay of the purpose computer 50 including an operator's console 52 input **connections** with respect ... and one represents the person of ordinary skill hi the art can create conversion flip ...

Cited by 50 • [Patented articles](#) • [All 3 versions](#)[\(PDF\) from eui.edu](#)**A generic architecture for on-chip packet-switched interconnections**P Givens ... conference on Design Automation and Test ... 2007 - [portal.acm.org](#)

... We use a graph property of the fat-tree shown on figure 8: the graph is eulerian, thus a common prede- fined **connection** scheme can be applied to all routers to create paths covering all links and buffers in the network. ... 49% Load **Probability** of Occurrence ...

Cited by 149 • [Patented articles](#) • [All 3 versions](#)

Create email alert

1 2 3 4 5 6 7 8 9 10